Software-defined PLL implementation: A Literature Review

Introduction

Phase-Locked Loops (PLLs) are fundamental components in multiple electronic systems, ranging down from communication systems to frequency synthesis. Traditionally, PLLs have been implemented using hardware components, requiring a physical design, being GPS (or any other form of stable signal reference) dependent and manufacturing efforts. However, the advent of powerful digital signal processors (DSPs) and field-programmable gate arrays (FPGAs) has opened up new possibilities for software-defined implementations.

This literature review explores the feasibility of creating a GPS-independent softwaredefined PLL (SDPLL) aiming to a precision of 10⁻¹². We will explore into the theoretical foundations of PLLs, discuss existing software-defined implementations, analyze the challenges and potential solutions for achieving the desired precision.

Theoretical Foundations

A traditional PLL operates by comparing a reference signal to a generated signal, adjusting the frequency of the generated signal until the phase difference between the two is minimized. This process involves a phase detector, a loop filter, and a voltage-controlled oscillator (VCO). In a software-defined PLL, these components are implemented digitally using algorithms and digital hardware.



Figure 1: Basic topology of a PLL.^[1]

• Phase Detector:

Takes the input signal (Xi) and the output signal (Xo) as inputs. Compares the phases of the two signals and generates an error voltage (Ve) proportional to the phase difference.

• Low-Pass Filter:

Filters out high-frequency noise from the error voltage (Ve), this helps to stabilize the PLL and prevent unwanted oscillations. The filtered error voltage (Vc) is used to control the voltage-controlled oscillator.

• Voltage-Controlled Oscillator (VCO):

Generates the output signal (Xo). The frequency of the output signal is controlled by the filtered error voltage (Vc).

• Feedback Loop:

The output signal (Xo) is fed back to the phase detector, completing the feedback loop.

Software-Defined Implementations

Some papers have explored software-hardware PLL implementations. For instance, "A Survey of Digital Phase-Locked Loops" proposed a DPLL (digital PLL) that utilizes a high-resolution digital phase detector and a numerically controlled oscillator (NCO) to achieve precise frequency synthesis. "Multifrequency Zero-Jitter Delay-Locked Loop" demonstrated an FPGA-based PLL that leverages parallel processing and pipelining to accelerate the computation of the phase error and control signals.

Challenges and Solutions

One major challenge in software-defined PLLs is quantization noise, which arises from the finite precision of digital representations. To mitigate this issue, techniques such as delta-sigma modulation and noise shaping can be employed. Additionally, careful attention must be paid to the numerical precision of the algorithms used in the PLL, as errors in calculations can propagate and degrade the overall performance.

To achieve the desired precision of 10⁻¹², advanced digital signal processing techniques are essential. High-performance digital phase detectors, such as the delayed decision feedback detector, can provide accurate phase measurements. Furthermore, efficient numerical algorithms, such as the CORDIC algorithm (A computational method primarily used for calculating trigonometric functions, vector rotations, and coordinate transformations using

only simple addition, subtraction, and bit-shifting operations) can be used to implement trigonometric functions with reduced computational complexity.

GPS-Independent Frequency References

Crystal oscillators, while relatively inexpensive, suffer from aging and temperature drift. Atomic clocks, on the other hand, offer excellent long-term stability but are more costly and bulky. Rubidium clocks provide a good compromise between stability and cost. To eliminate the reliance on GPS, alternative frequency references could be considered but will be -most probably- left out of the scope of this research due to it being a physical solution which would stray apart from this being a software implementation.

To further improve the stability of these frequency references, temperature compensation techniques can be employed. Additionally, self-calibration methods can be used to periodically adjust the frequency of the reference oscillator based on designing tools that help to stabilize the signal measurements (like IA and filtering techniques) using as reference a stable signal, such as a GPS signal or a network time protocol (NTP) server in the form of a dataset to keep those out of the own equation.

Reviewed Papers

1. Phase-Locked Loop Techniques: A Survey^[1]

This paper offers an exhaustive and illuminating exploration of Phase-Locked Loops (PLLs). At its core, the paper provides a comprehensive examination of PLLs, breaking down their intricate design, operational principles, and wide-ranging applications across multiple technological domains.

Hsieh's research meticulously dissects the architectural components of PLLs, highlighting the critical interplay between Phase Detectors (PD), Loop Filters, and Voltage-Controlled Oscillators (VCO) which, in fact, are the very core components of a regular application of a PLL. The survey systematically categorizes PLLs into three primary types: analog PLLs (APLLs), digital PLLs (DPLLs), and hybrid PLLs, each with unique characteristics and specific use cases. Analog PLLs are praised for their simplicity and high performance in analog signal processing, while digital PLLs offer unprecedented programmability and integration capabilities. The hybrid PLLs emerge as innovative solutions that combine the strengths of both analog and digital approaches.

The paper's exploration of PLL applications is particularly compelling, demonstrating their critical role across diverse technological landscapes. In communication systems, PLLs are indispensable for carrier recovery, clock synchronization, and frequency synthesis, playing pivotal roles in technologies like GSM and wireless networks. Industrial electronics benefit from PLLs' ability to ensure stability and precision in motor control systems and power electronics, while consumer electronics rely on these systems for fundamental functions in televisions, FM radios, and signal demodulation processes.

2. Derivation and Design of In-Loop Filters in PLL Systems^[2]

This document presents great PLL's system enhancement through innovative in-loop filtering techniques. At the heart of the research lies a transformative methodology that reimagines in-loop filters as sophisticated window functions, drawing similar approaches to the ones we can see at techniques like Discrete Fourier Transform techniques. The authors present a nuanced approach to noise and harmonic rejection, introducing two primary filter types: rectangular windows for precise harmonic blockage and filters with forgetting factors that enable more adaptive and responsive signal processing. By approximating a cost-function-based optimization framework, the researchers employ advanced mathematical techniques like gradient descent and Newton's methods to fine-tune PLL parameters with unprecedented precision.



Figure 2.1: Phase errors of the EPLL without a window and with a window.^[2]

The study's remarkable contribution extends across two primary PLL architectures: the Enhanced PLL (EPLL) for single-phase systems and the Synchronous-Reference-Frame PLL (SRF-PLL) for three-phase applications. In the EPLL context, the researchers introduce innovative mathematical models that decouple performance from signal amplitude, a significant breakthrough in signal synchronization technology. The SRF-PLL modifications demonstrate promise in power electronics, offering sophisticated methods for blocking harmonic distortions and improving grid synchronization. Experimental validation stands as a cornerstone of the research, with comprehensive numerical simulations exploring the PLL performance under diverse and challenging conditions. The findings are remarkable: in-loop filters achieve a dramatic 10-20 times reduction in steady-state errors compared to traditional PLL approaches. While acknowledging a subtle trade-off between accuracy and response speed, the modified EPLL consistently demonstrates a greatly superior behavior during signal fluctuations and start-up scenarios; perhaps, most importantly, the study provides a systematic methodology for incorporating window functions into PLL systems.

3. Design of Efficient Phase-Locked Loops for Low Power Applications^[3]

The research paper introduces a Phase-Locked Loop (PLL) design engineered to address critical challenges in modern digital electronics, particularly focusing on power consumption, operational efficiency, and compact circuit design. Developed using advanced 90 nm CMOS technology, the proposed PLL architecture represents a significant technological leap, dramatically reducing transistor count from 112 to 48 while achieving an extraordinary power consumption of just 194.24 μ W, which is approximately 1,000 times less than conventional designs. The innovative approach strategically optimizes each circuit component, including the Phase Frequency Detector, Charge Pump, and Voltage-Controlled Oscillator, enabling high-speed operation at 1 GHz with a 1.8V supply voltage. This approach implements a current-starved PLL configuration which aside of minimizing computational overhead, the design offers power-consumption advantages for portable and battery-powered

electronic systems, including smartphones, wireless routers, IoT devices, and medical electronics.



Figure 3.1: The plot of DC total power analysis.^[3]

The technical innovations extend beyond mere power reduction, presenting a holistic reimagining of PLL architecture that balances performance with energy efficiency. Each component has been engineered to minimize power consumption without compromising signal synchronization capabilities, utilizing D-flip flops, NAND gates, and sophisticated mathematical control mechanisms to regulate voltage and oscillation frequencies. The research demonstrates that high-performance electronic design can simultaneously achieve reduced manufacturing costs, lower energy consumption, and enhanced device portability up to an acceptable point.

The implications of this research are significant, suggesting a paradigm shift in electronic circuit design that prioritizes energy efficiency and compact form factors.

The design not only meets the immediate technical requirements of modern digital systems but also provides a blueprint for future innovations in low-power electronics.

4. Contribution to Asterisk Open Source Project^[4]

This master's thesis offers a comprehensive exploration of the Asterisk open-source IP telephony platform, providing an in-depth analysis of its technical architecture, community dynamics, and collaborative development process. Asterisk has emerged as a fundamental open-source solution in the telecommunications industry, which has brough into the table a good alternative to proprietary systems due to its remarkable flexibility, cost-effectiveness, and extensive customization capabilities.

At its very core, the thesis digs into the architecture of Asterisk, examining its modular design that enables dynamic module loading, sophisticated codec translation, and comprehensive API support for telephony hardware, applications, and file formats. The research goes beyond technical documentation, offering a guided exploration of the open-source community's infrastructure highlighting the critical tools and collaborative mechanisms that drive the project's continuous improvement.

The document's significance extends far beyond a mere technical manual. It crafts a profound examination of how open-source communities' function which makes us able to appreciate the power of collaborative development in creating sophisticated technological solutions. The research emphasizes practical engagement through

"Janitor Projects" - low-risk entry points for new contributors - and provides comprehensive guidelines for bug reporting, patch testing, and feature enhancement.

Technically, the thesis showcases Asterisk's remarkable capabilities in managing Voice over IP (VoIP) protocols like SIP and IAX (which are very important in the bigger picture outside of this own research objectives), highlighting the platform's ability to integrate seamlessly with diverse telecommunication technologies. The research presents a compelling argument for the viability of open-source solutions in traditionally proprietary markets showing off how collaborative development can create robust, flexible, and cost-effective technological alternatives.

5. Phase-Locked Loops^[5]

This seminal paper provides a comprehensive and pioneering (1975) survey of PLL technology that stands as a foundational text in the field of signal synchronization and communication systems. At a time when digital technologies were rapidly evolving, the paper offers a prescient analysis of PLL architectures, tracing their development from analog implementations to hybrid and fully digital designs, and illuminating their critical role in modern communication technologies.

The technological progression documented in the paper is particularly remarkable. From the early analog phase-locked loops focused on fundamental signal synchronization to the emerging digital designs that promised enhanced precision and adaptability, the author captures a very important moment in electronic engineering. The research highlights the evolution from noise-sensitive analog systems to more robust digital implementations showing how technological advancements could address critical challenges in signal processing, such as improved performance in low Signal-to-Noise Ratio (SNR) environments.

A significant contribution of the paper lies in its rigorous analytical approach. By employing advanced mathematical techniques like Wiener Filtering, Kalman-Bucy estimation, and nonlinear estimation theory, the author provides readers with sophisticated tools for understanding and optimizing PLL performance.

Perhaps most importantly, the paper offers a forward-looking perspective that will be remarkably prescient.

The comprehensive bibliography and analytical depth of the paper makes the reader aware -even in a contemporary context- its great significance; it serves not merely as a historical document but as a resource that continues to inform research and development in signal synchronization technologies.

6. Jitter Optimization Based on PLL Design Parameters^[6]

The paper investigates how PLL's design parameters affect timing jitter. The study's primary objective is to analyze how PLL design parameters such as damping factor and bandwidth influence timing jitter, develop a systematic approach for jitter optimization, and propose a digitally tunable PLL architecture for testing and minimizing jitter.

Jitter is defined as the standard deviation of the phase difference between successive clock cycles, with key sources including Voltage-Controlled Oscillator (VCO) noise, input clock noise, and buffer noise. The researchers examined how noise is shaped by the loop's Noise Transfer Functions (NTFs), which can be lowpass, bandpass, or highpass depending on the source; these functions just acts as filters for the device. They discovered that low damping factors cause jitter peaking due to ringing, while high damping factors reduce jitter accumulation. They extended their model to third-order PLLs, incorporating a third-pole filter for voltage ripple and loop delay effects.



Figure 6.1: Output to input jitter ratio sensitivity of a second-order loop to: (a) loop bandwidth and (b) loop damping factor. ^[6]

The experimental results were based on a PLL designed in 0.25 μ m CMOS technology, featuring two charge pumps for digitally adjustable damping factors and bandwidths. Key findings in this research revealed that high bandwidth reduces VCO-

induced jitter but increases sensitivity to input noise, while low damping factors increase short-term jitter but reduce input noise sensitivity, this implies that the optimal design balances these two factors to achieve robust performance; the paper has significant implications for high-speed digital systems and adaptive systems, particularly in clock generation with stringent jitter requirements.

7. Analyzing the Effect of Phase-Jitter in Second-Order PLLs^[7]

This paper provides a comprehensive investigation into the impact of phase jitter on second-order PLLs which play a crucial role in telecommunication systems for extracting timing signals.

The research developed a unique approach to modeling phase jitter, treating it as periodic perturbations rather than stochastic noise. Using MATLAB-Simulink, the researchers simulated PLL responses under both periodic and Gaussian jitter conditions, varying parameters such as jitter amplitude, frequency, and loop gain to assess performance. Their methodology employed perturbation theory and asymptotic approximations (Perturbation theory involves introducing a small parameter into a problem and solving the resulting simplified problem while asymptotic approximations involve studying the behavior of a function as a parameter that tends to a limiting value) to solve the resulting differential equations, providing a detailed analysis of PLL synchronization.



Figure 7.1: Synchronous state is reached for 500 Hz bandwidth zero phase error in jitter case. ^[7]

This study exposed that higher PLL gain significantly reduces jitter impact, helping to stabilize the synchronization state. For smaller jitter frequencies, the PLL successfully achieves a synchronous state with minimal phase and frequency errors. However, at higher frequencies, synchronization may include constant or oscillatory errors. Also, the study found that periodic and Gaussian jitter models generally produce similar results in typical telecommunication scenarios.

8. Jitter and Phase Noise in Oscillators and PLLs^[8]

This paper provides a comprehensive exploration of phase noise and jitter in electronic oscillators and PLLs which highlights their importance in modern communication systems. Phase noise refers to the spectral purity of a signal which creates synchronization limitations in electronic systems. This concept arises from random variations caused by thermal noise and device imperfections, directly impacting signal integrity and system performance in high-frequency applications such as telecommunications.

The research digs down into the mathematical models of phase noise, examining its spectral characteristics and how it degrades signal quality. PLLs in this paper are analyzed through their transfer functions, exploring how they filter noise from input signals. The most relevant implications of this paper show off that higher phase noise leads to broader spectral lines and degraded signal-to-noise ratios in communication systems. The researchers identified some mitigation techniques, such as employing noise-shaping filters in PLLs.



Figure 8.1: Measured phase noise of the VCO.^[8]

Their time-domain analysis showed that timing jitter significantly affects clock recovery circuits and digital signal processing; such analysis led to obtaining a total of 70 fs RMS (Root Mean Square) jitter, this -as expected- makes us aware of the importance of precise noise modeling for improving performance.

9. Multifrequency Zero-Jitter Delay-Locked Loop^[9]

The selected paper presents a clock synchronization in digital systems. This research addresses the challenge of synchronizing clocks between processing units sharing a common bus. The primary objective was to design a delay-locked loop (DLL) that achieves zero jitter while enabling uninterrupted frequency switching which maximizes bus utilization and system performance.

The innovative architecture replaces traditional analog phase-locked loops with a pseudo-PLL design featuring a lead-lag phase detector. This approach ensures zero jitter in the locked state by utilizing a high-resolution tapped delay line and advanced phase detection logic. A key innovation is the implementation of a 7-bit up/down counter to control the delay line, which reduces circuit area and provides robust performance across manufacturing variations. The system implements a phase detector, a tapped delay line with 128 evenly spaced clock outputs, a counter for phase alignment, and a frequency divider to support multifrequency operation.



Figure 9.1: Block Diagram of the DLL. [9]

Scope measurements confirmed the absence of observable jitter, with potential quantization steps eliminated through the sophisticated phase detector design. The system achieved a clock skew of approximately 1.84 ns between master and slave clocks, with power consumption of 100 mW at 5V and 25 MHz. The design's compact

area of 550,000 μ m² and ability to function at lower supply voltages position it as a very interesting solution.

10. Implementation of Wideband VoIP Middleware Using Embedded Systems^[10]

This research paper presents a comprehensive approach to enhancing Analog Telephone Adapter (ATA) devices for wideband telephony. The primary objective was to overcome the limitations of existing narrowband ATA devices, which traditionally restricted audio bandwidth to 300 Hz–3.4 kHz, by implementing minimal hardware modifications and middleware software updates. The authors aimed to expand the audio bandwidth to 50 Hz–7 kHz, significantly improving the overall audio quality of Voice over IP (VoIP) communication systems.

The study's key contributions centered on a strategic hardware and software upgrade. The team replaced the existing Si3215 ProSLIC chipset with the Si3216 ProSLIC chipset, enabling wideband audio support with a 16 kHz sampling rate while maintaining compatibility with the IP-01 device from the Blackfin IPx family of embedded telephony systems. On the software side, they modified kernel drivers and Asterisk 1.6 PBX software to support wideband codecs like G.722, implementing loadable modules for uClinux to handle telephony signaling and audio data transfer through Serial Peripheral Interface (SPI) and Pulse Code Modulation (PCM).



Figure 10.1: Jitter Buffer Comparison. ^[10]

Experimental validation revealed promising results across multiple dimensions. Frequency response tests confirmed the extended bandwidth capability, with audible and visible outputs spanning from 50 Hz to 7 kHz. CPU utilization measurements demonstrated that while wideband mode with 16 kHz sampling increased processing load, it remained within acceptable limits for single-channel applications. The jitter buffer performance, managed by Asterisk 1.6 with DAHDI drivers, maintained speech intelligibility even under reduced bandwidth and packet loss conditions. While this research focuses more on hardware implementation, my specific research fits together with the same kernel-drivers modifications made in this paper.

11. A GPS PLL Performance Metric Based on the Phase Discriminator Output^[11]

This research introduces an interesting approach to evaluating Phase-Locked Loop (PLL) performance in GPS systems. The primary objective of the study was to develop a more robust and reliable performance metric that could better predict tracking stability under wideband interference, addressing significant limitations in existing evaluation methods. By proposing a novel tracking error standard deviation metric, the researchers aimed to provide a more accurate alternative to the traditional phase jitter metric.

The key innovation lies in the development of an augmented linear model that incorporates the effects of coherent averaging, particularly important in challenging signal environments. The new metric focuses on the standard deviation of the phase discriminator's estimate of true phase error, offering a more comprehensive assessment of PLL performance. This approach provides much superior accuracy compared to traditional methods, especially at low carrier-to-noise ratios. The study examined the limitations of the existing phase jitter metric, showing how it fails to account for important factors such as coherent averaging and its impact on cycle slip prevention.



Figure 11.1: Probability Density Function of tracking error. ^[11]

Experimental results revealed several important insights: the tracking error metric showed remarkable stability across different bandwidths, unlike the traditional phase jitter approach. The authors established a 45-degree threshold for tracking error standard deviation as a quick feasibility check, recommending strategies such as increasing coherent averaging time and selecting low phase-noise oscillators to ensure PLL stability under interference. Real-world measurements using GPS receivers and rubidium oscillators closely aligned with theoretical predictions, lending substantial credibility to the proposed methodology.

12. A Multi-Band Fast-Locking DLL with Jitter-Bounded Features^[12]

The authors introduce an innovative delay-locked loop (DLL) design that addresses critical challenges in timing applications, specifically long lock times and uncontrolled output jitter in high-frequency and wideband systems. The proposed solution integrates a sophisticated approach combining a frequency estimator (FE) and a programmable voltage circuit (PVC) to dramatically accelerate the locking process while maintaining exceptional clock stability.

The design's elemental innovation lies in its ability to rapidly estimate the reference clock's frequency and preload the loop filter to a near-locking voltage, minimizing initial phase error. By employing a pseudo-phase frequency detector with a tunable delay, the researchers successfully bounded clock jitter within two distinct reference edges. This approach not only improves clock stability but also reduces voltage ripple caused by system mismatches and non-idealities. An integrated frequency multiplier further enhances the DLL's capabilities, enabling clock signal generation up to 2 GHz using a simple multiphase edge combiner.



Figure 12.1: Measured fast-clocking output of the presented delay-locked loop. ^[12]

The DLL achieves an astonishing locking time of just six clock cycles, a substantial improvement over conventional systems that typically require tens or hundreds of cycles. At an output frequency of 300 MHz, the circuit delivers a peak-to-peak jitter of 23.6 ps and an RMS jitter of 3.22 ps. The design maintains power efficiency, consuming only 31.5 mW at a 1.8 V supply while operating across output frequencies from 200 to 400 MHz for the DLL and 1 to 2 GHz for the frequency multiplier.

Conclusions

Advancing Virtual Phase-Locked Loop Implementation Research

The contemporary research landscape in Phase-Locked Loop (PLL) design reveals a critical inflection point between theoretical advancement and practical implementation. While the presented papers demonstrate significant progress in PLL technologies, a pronounced gap persists in the domain of efficient solutions dealing with virtual implementations. The current state of research reveals substantial theoretical developments in critical areas such as jitter optimization, noise mitigation, and digital design methodologies. However, practical, real-world applications of software-defined PLLs—particularly those situated within virtual environments—remain remarkably underexplored. This research landscape not only highlights existing technological limitations but also underscores the imperative to prioritize the development and comprehensive validation of virtual PLL implementations.

Foundational Knowledge and Strategic Knowledge Transfer

The physical implementations examined in this research serve as an invaluable reservoir of knowledge, providing foundational principles that are instrumental in informing and shaping virtual implementation strategies. These physical realizations offer multifaceted insights across several critical domains of technological development. Circuit design principles extracted from existing implementations reveal nuanced strategies for architectural configuration while component selection methodologies demonstrate sophisticated approaches to performance optimization. System integration techniques observed in physical contexts provide crucial insights into potential virtualization challenges and innovative solution frameworks.

Research Material Determination

The initial literature review process was characterized by a deliberate approach to source material selection. After multiple iterations & proofreading of this document I have ultimately decided to opt out several papers that were considered to be out of the scope (or far beyond our current aim of this research progresses disqualifying it from immediate consideration, but still bearing them in mind for further advancements), which adequate the selection choice. This was governed by several strategic considerations which are the following: Redundancy was structurally eliminated by identifying and excluding papers presenting substantially similar methodologies or findings. Sources that significantly deviated from the core research objectives underwent rigorous evaluation with tangential materials being removed from the final analysis. The emphasis remained consistently placed on including high-impact, peer-reviewed research, and somewhat distinct solution concepts between each other with clear methodological innovation, feasible implemental and substantial potential material for technological advancement.

Strategic Implications and Technological Potential

The refined research approach unlocks several transformative strategic advantages. This literature review tries to express how researchers can explore and break unprecedented design paradigms and conceptual frameworks for PLL implementation by transcending traditional physical constraints. The virtual implementation strategy significantly accelerates development cycles by minimizing physical prototyping requirements, thereby reducing time-to-produce and associated resource expenditures; cost optimization emerges as a critical

secondary benefit, with reduced dependency on physical prototyping translating into substantial financial efficiencies. Moreover, software-defined approaches offer unparalleled design flexibility, enabling rapid iterations and performance optimizations that would be prohibitively complex or expensive by design in physical contexts.

Future Research Trajectories

As the technological field continues to evolve, the transition from physical to virtual PLL implementations represents a pivotal research frontier. Future research must concentrate on several key developmental areas: Developing comprehensive virtual PLL simulation frameworks that can accurately model complex system behaviors. Creating robust validation methodologies to ensure reliability and performance consistency. Exploring advanced noise mitigation techniques specific to virtual implementation contexts. Investigating scalable implementation strategies that can adapt to diverse technological ecosystems. Establishing standardized protocols for virtual PLL design and assessment.

Concluding Perspective

The journey from theoretical conceptualization to practical implementation is inherently complex, characterized by multifaceted challenges and transformative potential. While the path forward demands sustained intellectual rigor and innovative thinking, the potential for groundbreaking technological advancement makes this research trajectory both compelling and essential.

While the presented papers offer significant advancements in PLL design and implementation, a notable gap exists in the realm of virtual implementations. Even though

that we have plenty theoretical advancements in jitter optimization, noise mitigation, and digital designs are promising, practical, real-world applications of software-defined PLLs, particularly in virtual environments, remain relatively unexplored. Future research should prioritize the development and validation of virtual PLL implementations to bridge this gap and accelerate the adoption of these technologies; while primarily physical, these implementations offer invaluable insights and foundational principles that underpin our virtual implementation research.

They provide practical guidance in areas such as circuit design, component selection, and system integration, enabling us to apply proven techniques and innovative approaches to our virtual environment. By building upon the knowledge gained from these physical realizations, we can refine our virtual design, anticipate potential challenges, and ultimately achieve a more robust, efficient, and flexible implementation that surpasses the limitations of traditional PLL physical approaches. This allows us, as mentioned several times before, to explore novel design paradigms, accelerate development cycles, and reduce costs associated with physical prototyping, advancing the state-of-the-art in virtual implementation research.

References:

[1] Hsieh, G.-C., & Hung, J. C. (1996). "Phase-locked loop techniques: A survey". *IEEE Transactions on Industrial Electronics*, 43(6), 609-615, <u>https://doi.org/10.1109/41.544547</u>

[2] Karimi-Ghartemani, M., Khajehoddin, S. A., Jain, P. K., & Bakhshai, A. (2012). Derivation and design of in-loop filters in phase-locked loop systems. *IEEE Transactions on Instrumentation and Measurement*, 61(4), 930-940, https://doi.org/10.1109/TIM.2011.2172999

[3] Pothina, C. K., Singh, N. P., Prasanna, J. L., Santhosh, C., & Kumar, M. R. (2023). "Design of efficient phase-locked loop for low power applications". *Engineering Proceedings*, 34, 14, <u>https://doi.org/10.3390/HMAM2-14157</u>

[4] González Martín, S., & Robles, G. (2009). "Contribution to Asterisk open source project". Barcelona. <u>https://openaccess.uoc.edu/handle/10609/3701</u>

[5] S. C. Gupta, "Phase-locked loops," in *Proceedings of the IEEE*, vol. 63, no. 2, pp. 291-306, Feb. 1975, doi: 10.1109/PROC.1975.9735.

[6] M. Mansuri and Chih-Kong Ken, "Jitter optimization based on phase-locked loop design parameters," in IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1375-1382, Nov. 2002, doi: 10.1109/JSSC.2002.803935.

[7] J. R. C. Piqueira, E. Y. Takada and L. H. A. Monteiro, "Analyzing the effect of the phase-jitter in the operation of second order phase-locked loops," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 52, no. 6, pp. 331-335, June 2005, doi: 10.1109/TCSII.2005.848991.

[8] Frank Herzel, Wolfgang Winkler, and Johannes Borngraeber "Jitter and phase noise in oscillators and phase-locked loops", Proc. SPIE 5473, Noise in Communication, (25 May 2004), https://doi.org/10.1117/12.544269

[9] A. Efendovich, Y. Afek, C. Sella and Z. Bikowsky, "Multifrequency zero-jitter delay-locked loop," in *IEEE Journal of Solid-State Circuits*, vol. 29, no. 1, pp. 67-70, Jan. 1994, doi: 10.1109/4.272097.

[10] D. Amarandei and M. El-Said, "Implementation of wideband VoIP middleware using embedded systems," 2010 IEEE International Conference on Electro/Information Technology, Normal, IL, USA, 2010, pp. 1-7, doi: 10.1109/EIT.2010.5612176.

[11] Stevanovic, S.; Pervan, B. "A GPS Phase-Locked Loop Performance Metric Based on the Phase Discriminator Output" Sensors 2018, 18, 296, <u>https://doi.org/10.3390/s18010296</u>

[12] C. -H. Kuo, H. -J. Lai and M. -F. Lin, "A multi-band fast-locking delay-locked loop with jitterbounded feature," in *IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control*, vol. 58, no. 1, pp. 51-59, January 2011, doi: 10.1109/TUFFC.2011.1773